yanfan001
30 abril 2020, 11:46
https://i111.fastpic.ru/big/2020/0430/ea/5e56769cf008e42144dd4894809c92ea.jpg
Synthesizable VHDL Programming and FPGAs
Video: .mp4 (1280x720, 30 fps(r)) | Audio: aac, 44100 Hz, 2ch | Size: 3.44 GB
Genre: eLearning Video | Duration: 27 lectures (8 hour, 16 mins) | Language: English
Circuit Design Using VHDL for FPGA Devices
What you'll learn
Synthesizable VHDL Circuit Design and FPGA programming using VHDL
Requirements
Digital logic design
Description
In this course, we will teach VHDL programming. The fundamental concepts about VHDL programming will be provided. In addition, practical examples using FPGA development boards will be provided. Combinational and clocked logic circuit design will be explained by examples. We will use either ISR or VIVADO platform for the simulation and development of VHDL programs. Some of the written programs will be loaded into FPGA cards for demonstration purposes.
Who this course is for:
Digital design engineers
Download link:
***Contenido oculto. Abra la versión completa del tema para visualizar los enlaces.***
Synthesizable VHDL Programming and FPGAs
Video: .mp4 (1280x720, 30 fps(r)) | Audio: aac, 44100 Hz, 2ch | Size: 3.44 GB
Genre: eLearning Video | Duration: 27 lectures (8 hour, 16 mins) | Language: English
Circuit Design Using VHDL for FPGA Devices
What you'll learn
Synthesizable VHDL Circuit Design and FPGA programming using VHDL
Requirements
Digital logic design
Description
In this course, we will teach VHDL programming. The fundamental concepts about VHDL programming will be provided. In addition, practical examples using FPGA development boards will be provided. Combinational and clocked logic circuit design will be explained by examples. We will use either ISR or VIVADO platform for the simulation and development of VHDL programs. Some of the written programs will be loaded into FPGA cards for demonstration purposes.
Who this course is for:
Digital design engineers
Download link:
***Contenido oculto. Abra la versión completa del tema para visualizar los enlaces.***